Improved topology for split supply rails from a single input voltage (PDF with schematics!)

Probe current voltage pin 420*4450 head diameter 5.0 over current current and voltage pin

Shunuo varistor / ESD varistor / product complete / Sunlord first-class agent

Industrial Router Crystal 3.2*2.5mm 3225 26M (26.000MHZ) 12PF 10PPM 20PPM 30PPM

1.5PF SOT23-6 Low Capacitance 5V Breakdown Voltage 6V SRV05

Single chip microcomputer STM32L151CCU6

Introduction:

Although rail-to-rail single-supply op amps are widely used, it is often necessary to generate two supply rails (for example, ±15 V) from a single (positive) input rail to power different parts of the analog signal chain. The current in these sections is typically low (eg 10 mA to 500 mA) and the positive and negative supplies have a relatively well matched load. One solution to this problem is to use two different converters, one to provide a positive supply rail and one to provide a negative supply rail. This is costly and, as shown in this application note, is not necessary. Another solution is to use a flyback converter. However, the two power supplies often do not agree very well under differential loads, require large and expensive transformers, and are inefficient. A better solution is to use a SEPIC-?uk converter consisting of an output unregulated ?uk converter connected to the same switching node and an output regulated SEPIC converter. The two power supplies produced by this combination are very consistently consistent under all conditions unless the load is 100% mismatched. The working principle of the converter and the implementation of the ADI ADP161x are analyzed to prove that the topology is comprehensive. In addition, this article introduces a revolutionary new design tool that helps to quickly implement SEPIC converters in user applications.

Introduction to the directory................................................ .................................................. ..1
revise history................................................ ...........................................2
Topology Description............................................ ...................................3
Coupling coefficient limitation.............................................. ............................4
Differential load and output voltage tracking............................................ ............4
Small signal analysis and loop compensation.......................................... ..................5
Power device selection points................................................ .........................6
Output filter............................................... ....................................8
ADP161x Design Tools.............................................. ..........................9
Experimental results................................................ .........................................10
references................................................ .....................................10
Conclusion................................................. ........................................10